Hierarchical congregated ant system for bottom-up VLSI placements
نویسندگان
چکیده
A new perturbation method, called Hierarchical-Congregated Ant System (H-CAS) has been proposed to perform the variable-order bottom-up placement for VLSI. H-CAS exploits the concept of ant colonies, where each ant will generate the perturbation based on differences in dimensions of the VLSI modules in hard modules floorplanning and differences in area of the VLSI modules in soft modules floorplanning. In this paper, it is mathematically proved that the area-based two-dimensional cost function for hard modules floorplanning problem can be reduced to the difference-based one dimensional cost function which avoids local optima problems. Lack of global view is a major drawback in the conventional bottom-up hierarchy, and hence, ants in the H-CAS are made to introduce global information at every level of bottom-up hierarchy. A new relative whitespace formula for bottom-up hierarchy is derived mathematically and the H-CAS embeds it in its unique update formula. The ants in H-CAS are able to communicate among themselves and update the pheromone trails when they reach the destination. Then, the ants will congregate, share their experiences and construct a new pheromone trails that belong to this newly constructed group. The congregation of at least two ants and/or ant consortiums would lead to reduction in subsequent search space and complexity. H-CAS gives the bestso-far near optimal solutions and yields low standard deviations of areas involving 9–600 blocks based on Microelectronics Center of North Carolina (MCNC) and Giga scale Systems Research Center (GSRC) benchmarks. The results obtained establish that H-CAS is a high performance placer in respect of scaling, convergence, precision, stability, and reliability. The above claims are based on the comparisons with the other floorplanning algorithms as depicted graphically. & 2012 Elsevier Ltd. All rights reserved.
منابع مشابه
Agglomerative Ants for Data Clustering
Clustering is a data mining technique for the analysis of data in various areas such as pattern recognition, image processing, information science, bioinformatics etc. Hierarchical clustering techniques form the clusters based on top-down and bottom-up approaches. Hierarchical agglomerative clustering is a bottom-up clustering method. Ant based clustering methods form clusters by picking and dr...
متن کاملDynamically Reconfigurable Implementation of Control Circuits
Control Circuits can be described using a top-down approach with the aid of Hierarchical Graph-Schemes (HGSs). The implementation of HGSs in a finegrain FPGA has been done using a Hierarchical Finite State Machine structure where each sub-algorithm implementation is independent from the others. Static and dynamically reconfigurable implementations using the XC6200 FPGA have been obtained by app...
متن کاملCost reduction in bottom-up hierarchical-based VLSI floorplanning designs
From the industrial perspective, floorplanning is a crucial step in the VLSI physical design process as its efficiency determines the quality and the time-to-market of the product. A new perturbation method, called Cull-and-Aggregate Bottom-up Floorplanner (CABF), which consists of culling and aggregating stages, is developed to perform variable-order automated floorplanning for VLSI. CABF will...
متن کاملMUL'I'-PADs, SINGLE LAYER POWER NETT ROUTING IN VLSI CIRCUITS
An algorithm is presented for obtaining a planar routing of two power nets in building-block layout. In contrast to other works, more than one pad for each of the power nets is allowed. First, conditions are established to guarantee a planar routing. The algorithm consists of three parts, a top-down terminal clustering, a bottom-up topological path routing and a wire width calculation procedure...
متن کاملAn Efficient Clustering Technique for Circuit Partitioning
Shawki Areibi1 Anthony Vannelli 2 1 University of Waterloo, Canada [email protected] 2 University of Waterloo, Canada [email protected] ABSTRACT As the complexity of VLSI circuits increases, a hierarchical design approach becomes essential to shorten the design period [1]. Circuit clustering plays a fundamental role in hierarchical designs. Identifying strongly ...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید
ثبت ناماگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید
ورودعنوان ژورنال:
- Eng. Appl. of AI
دوره 26 شماره
صفحات -
تاریخ انتشار 2013